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ABSTRACT: An encoderldecoder system is disclosed, 
designed to generate a binary code which i s  a function of the 
outputs of a plurality of bistable elements. The generated code 
is assumed to be transmitted to and received by a receiving 
unit, where a replica code is generated. To generate the 
replica code in phase with the received code, the outputs eC 
each of a plurality of bistable elements are correlated during a 
different decision-making period with the received code. At 
the end of the period, based on the correlation results, a deci- 
sion is reached which output of the element is to be used. 
After all the decision-making periods, the chosen outputs of 
all the elements, when supplied to a majority circuit, produce 
a replica code, in phase with the received code. 
@NC<BDER/HDECQDER SYSTEM FOR A RAPIDLY 
SYNCHRONEiZAlEE BINARY CODE 
ORIGIN OF INVPNS lBPN 
The nnvenllon descsabed herenn w~is made an the per- 
formance of work under a NASA contract and rec rnubgcct to the 
provteionn of Section 305 of the Naraon~E Acronautacw and 
Space Act of 1958, Publac Law 8 5 -  468 ( 5 2  Stat $35.42 USC 
2457). 
BACKGROUND OF THE IINVENTiON 
1.  Field of the lnvenaion 
This invenlion generally relates to coding circuitry and, 
more paflicularly, to a system consastrng of an encoder for 
generating a binary code of a type which is rapidly 
synchronizable ~ 8 t h  a replica code, generated by a decoder 
which forms part of the invention 
2. Descrirstion of the Prior Art 
The N lplt compsnte c d e  a8 mnumed to oe traaim,Pteu f c  
and reccaved ky a recccver which suppilet p r  "e> 3 besodcr 
whach forms a major par? of the invention The drcodcr sn 
cjuaea a nrp-flops, cach &socrated wsth a Y W E Y C L I " ~  nctwovk 
5 o r  dcvnce Each flap-flop haq fi'nr~t output and a cr,x,,icmenta- 
ry ~econd  output 'I'he decoder a l ~ o  kncludcs c o r r e 1 ~ ~ o r  unfit 
and a timing and control unat, the latter definrng n usasson 
makrng perrods, cach of wipach as dnvsded sn@o f"r%c a d  second 
vamplang antesvals 
10 Dursng each decnaron-makang peraud ehc fiest arc: scccrid 
outputs of a dsfferent flap-flop are suppPaed d u r  ap r re  Chist dnd 
second intervals, respectsvely to a correi *or *i, b.?~ch i-P 
recelved composatc code ss also nnput The rorre ztuor; results 
durlng the two nntervals are compared, arns: at the G P P ~  of the 
decasson-makang penod a decasnon us made %Rich ,k  r iif 'he 
klnp-flop's two outputs ns to be used The chosen OL t p u ~  I t~,ec 
to drave a succeednng nap-flop and/or ss seripplsrd i a ,n,psntv 
crscust The latter, combrnes the outputs I<' on du  e , ,enllcL 
In InterGanetary rangnng, range n'i memured an terms of 20 cod" 
transmissnon delay tame For an unambrguous measurement. After only sr decasaon-makang persods, t h ~  o i t p , i h  of 111 &he 
the length of a code, used to determine transmsssnon delay fltp-flo~s are chosen and supplred the: n*ajora1y C ' r L c ~ l  
time, exceed the transrnasslon tsme F~~ d-isch produces a replnca code oB the recenbca csr? - t \ s ~ t i  co, e 
distances and high resolutaon, these rangang codes become ex- "pha 1 . ,ln sync thehewnth The total effort wheri ,i;apii>* - 
ceedingly long, requlrtng a large number of corselataons to 25 1% the encodertdecoder s ~ s t e m  of the prn-3eilC ~-tven*bon IS 
acquire sync decndedly less than the eFFopa whew erngloiarg jprror d ie  
Briefly, In the pgroa art, mdxlmum length shaft regaster devaces Or tmhnsgdues, and espec;ia8ly so for large- mce. 2 ad 
codes, o f  en referred to as PN codes, are commonRy used as nomner condataon3 
rangnng codes erther nndsvedualiy or an sonbanatson The de- The novel featurea of the nnventrow arc act. 3 r t 1  u 1- p,*r 
tection ofthe delay between a r~ansmutred and a resewed code 30 tacuiant~ In the appended clams $h@ ~ c e -  cntlon \ # a  best be 
requires that the code be receaved coherently A local replaca understood from the fo'ollowlng descrrpraon tvhes: xd.a  1-r c o l -  
of the transm~tter coder 1s svnchronszed math and ~ h a s e -  lunctaan ~ 8 t h  the accompailyrng drawanas 
locked to the received code in a phase-lock loop. T o  acquire 
the received code, the locally generated code is correlated 
. , -  " 
BRIEF DESCRIPYFION OF THE DRAWING*; 
with the received code and the former is  adjusted in phase 
until it is in sync with the received codc. The number of phase 
adjustments which is required is generally related to the phase 
incrernenls or bits in the code cycle; i.e., the code length. 
The dura"lon of each comelation or phase adjustment is de- 
pendent on the time constant of the correjator, which, in turn, 
depends on the noise environment. Since in interplanetay 
ranging the c d e s  are very long and with increased noise the 
duration of each correlation is also quite long, the total time 
effort to acquire sync, representing the product of the number 
of correlations and the duration per correlation, is often 
longer than desirable or tolerable. Thus, a need exists for a 
system with which synchronization of a relatively long code 
FIG 1 IS a sample block and schernarac dsagram cf .r.r exen 
plary embodament of an encoder for genesatang a cornposlte 
blnary code, 
FIGS 2 and 3 are a multnltne waveform dnagr- ~ r n  and a trwh 
table, respectsvely, useful In explalnlng the embodlrnent 
shown an FIG 1, 
FIG 4 as a block and schemaale daagi-an c f  z e4ecoclcr em- 
bodlment, 
FIG 5 as a multilane waveform dnagram, usefir1 an explarnirg 
the ernbdament shown rn FIG 4, and 
FIG 6 rs a more detalled daagram of the enkod~mrnt  of 
FIG 4 
can be acquired in less time; i.e., with a smalleb totafeflofl D E S C R ~ ~ ~ O N  THE PREFERRED EMBODIMENTS 
than herebefore realizable. 
50 Attention is now directed to FIG. 1 wherein an encoder or OBJECTS AND SUMMARY OFTHE INVENTEON code generator is shown including a string of flip-OOPS. For a 
A primary object of ahe present invention is provide a composite code of length t'-d where N=2", n flip-flops are 
novel system for ahe e~oFor(  required. To simplify the following descriptio~. i:=3 though in 
synchronize a maximal length code. practice n would be considerably greater t han  3 ( v i , > 3 ) ,  in 
~~~~h~~ object of the inveinejon is of a 55 odder to provide a code of sufficient length. iin FEG f ti're three 
for a long muiaibit binary code, and flip-flops FFI, FFT: and FF3 are also designated by nmn~erals 
(ively simple means for producing a replica of the generated 11, 1.2 and 13, with the output of one f l i p - k p  wsving a ishe 
code in a minimum number of correlations. input to the next or succeeding flip-flop. The input to iflip-flor 
A fuflher object of the present invention is to provide a 81 (FFI)  is connected to respond to signals from an 3scih.Por. 
code generaring and decoding system which is less complex 60 such as a subcanrier oscillator 15, which are freqxncy divided 
than prior art systems and which is capable of providing sync adivider 19. 
with a smaller total effort. Assuming that the period of each signal whicb is applied to 
Still a furpBaer object of the present invention is to provide a flip-flop 11 is bp, as shown in FIG. 2 the output ofXEEp..flop F: li 
code generaDing and decoding system which is of simple may be represented by the square wave in line a. whlere the 
design, employing state of the art circuits, but one which pro- 65 upper level wresen t s  a 1 when the Rip-flop is a set state 
vides synchronimtion of long codes more eficiewtly and faster and the lower level represents a -1 when the flip-flop is in a 
than any known prior art system. reset state. The outputs of flip-flops 1% and 13 are represented 
These and other objects of the invention are achieved by by the qua re  waveforms shown in lines b and r, respectively. 
providing an encodes to generate a binary composite code of Recognizing that these waveforms are mutually orthogonal, 
bit length N, which is the rnajtnrity i h inc t i~n  arf the outputeofa 70 they rnoy be summed verlically bit-by-bit to form a composite 
string o f n  intercciranectcd B~isiiabic ;:teiricsits, ~ u c h  aa flip-flops, wnveforrn or signal. FiG. 3 repreeenu a truth table with the 
where: N-2" .'he majority herction irs y~roduced by a majority re~ulaant or sum signal rhown in line d. 8t io clear that such a 
circulr. In the string of flip-naps, the output ofeach ia a square sum signal i e  no longer binary. It can however be made binary 
wave of a period which is  a multiple of two of tho output by replacing each bit-sum by its sign. 'The resulting connpo@;ite 
square wave period of a succeeding flip-flop. 75 signal, hereafkr refenred to as the comlpodw code, fortehe 
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In FIG 6. the correlator unlt 42 8s shown mcluding an Ex- the 1 level of 72Ln swrtchessw~rch 83 to the 1 pos~tsan and ma- 
cluslve-OR gate 42a whose output ns connected through a two- bles gate 85 Consequently, power (+V,) 8s appEned lo the colt 
posltron sw~tch 426 to e~ther  a counter 4% or a counter 5M 65 of relay 61 thereby supplying the Q1 output to conelator 
The two counters are connected to a comparator 42e The 420 From r, to a tame I ,  the decoder 1s In sample ptr~cpd SB of 
gate 420 whlch serves as a correlator IS supplted with the 5 D l ,  dunng which the Q1 output ( l ~ n e  a )  and the recelafed code 
recerved code from recenver 40 as well as with one output (Irne g) are correlated, and the results accumulated an counter 
from one of the fl~p-flops 51,52 or 53 through a three-pos~t~on 42c By companng lines a and g between r ,  and r , ,  st as seen 
awgtch 81, whlch IS assumed to be ganged wrth the two three- that three out of the four bnt correlate, as rndncatad sw line r by 
posltron swltches 82 and 83 The three sw~tches serve as a the letters C Thus, at tlme r ,  the count an counter 5;lc 1s 3 
cornmulator which 8s assumed to be part of unlt 70 (FIG 4) l0  At time t,the fltp-flop 720 switcheato ~b rebet stale sn whwh 
In unlt 70, swrtch 82 1s connected to A relay power source ~ t s  output IS a -1 wh~ch defines the sample persod S2 of Dl 
deengnated +V,  through a gate 85, whtle \w~tch 83 selecttvely When the output of 720  IS^ gate 85 8s c!o$ed Cor~seqmentBy, 
connecb the output of comparator 42e to one of three ~dentt- relay 61 18 disabled, the 0 1  output 8s supplned to cosrelaror 
cal circurts 98, 92 and 93 Each o f  the latter-mentroned clr- 520 and the correlation results are stored sn counter 42d 
cults conslsts of an AND gate 94, whose output a supplied to a From l~nes b and R of FIG 5 ~t ns apparent h a t  durnng S2 of D1 
flrp-flop 99 whlch controls a gate 96 When a gate 96 18 open, only one b ~ t  rn the two waveforms correlaws Thus at the end 
w h ~ h  13 assumed to occur when the fl~p-flop connected of Dl at tlme r,, the counts nn counters 42c and 42d are 3 and 
thereto is set by an enablrng s~gnal from the AND gate, relay 1 respectively Comparator 42e IS assumed to nrovade an 
power (+V,) IS applted to the relay cod to whlch the gate 1s 20 enabl~ng output slgnal only when the count ~w 42s 1% greater 
connected Consequently, the movable relay contact 66 is than the count 4n 4M 
connected to the Q output of lts associated fllp-flop. On the At tame f2 the fl~p-flop "Ia as set for a second tame to define 
other hand, In the absence of an enabl~ng slgnal from an AND the beginning of $11 of D2 The change from -1 to 1 ar the our- 
gate 94, the connected control fllp-flop 95 remafins In ~ t s  reset put of fl~p-flop 720, represented nn FIG 5 by %sane 1105, nncre- 
stare Consequently, the associated gate 96 remalns closed 25 men& the count In counter 7% to two whach 87 tu-n t u v ,  
and the connected relay 1s not energrzed, In wh~ch case the swrtches 81,82 and 83 to pos~tlons 2 
moveable blade 66 rs in contact wtth the Q output of the flrp- However, just before switch 83 ns swarched to positaosr the 
flop change from -1 to 1 of the output of 72 ta enables gate 94 of 
The poslt~on of swltch 426 and the condition of gate 85 are 91 to respond to the output of comparator 43e Slnce the 
controlled by the output of a flrp-flop 72.0 which, together w~th  30 latter clrcult provndes an enabl~ng output (counter 42c > 
a clock generator 728 and a channel counter 72c, define the counter 426) gate 94 sets fl~p-nop 95 of 91 w h w  ID' turn ena 
tlrntng and control unlt 72 The count In counter 72c, which bles gate 96 to supply relay power +V, to relay 61 Thus, afte* 
for a str~ng of three fl~p-flops 1s assumed to be a Mod 3 1, wh~ch represents the end of dec~snon peraod D l  relay 63 
counter, controls sw~tches 81, 82 and 83 The output remalns energrzed so that thereafter only the 01 ~ a t a u t  of 5 %  
waveform of flip-flop 72a 8s a diagrammed In line h of FIG 5 35 IS used 
One complete cycle of the waveform represents a d e c ~ s ~ o n  The change In the output of 72a at a, reprtsents rhc 
period Durlng the first half of the cycle, I e , sample per~od beg~nnrng of the sample perrod SI of D2, durnng whach the 
SB, the fllp-flop 72a 13 set to prov~de a I output, and dur~ng the output Q2 16 correlated w~th the recelved code u n t d  t m e  I 
succeednng sample period S2, the fl~p-flop IS reset to provrde a when S2 of D2 starts The end of the decasaon persod DP cs 
-1 output The change In state of flip-flop 72a IS produced by 40 curs at r ,  Intervals [,-I, and re-r, represent Sli and S2 respec 
the clock pulses from generator 726 t~vely of D3 
All the decrslon periods (Dl, etc ,) are of equal time length From a comparison of the waveforms an imes r ancl g, during 
and the number of periods or decrs~ons equals the number of S1 of D2 and In lrnes d and g, durnng SZ of DZ, st sr apparent 
flip-flops whose outputs are combrned to form the repl~ca that at the end of D2 the counts In counrew 426 sand 4M are 3 
code The duratlon of each decrslon pernod depends on the 45 and 1 respectively Thus, the comparator enables gate 94 of 
norse condltrons, the nolsler the envlronrnent the longer the circuit 92, to finally enable gate 96 of 92 As a resuic , relay 64 
declsnon duration In the prior art for a code N=2" bits, as IS enabled so that, thereafter, only the Q2 output of flap-flop 
many as 2" correlat~ons or decrs~ons are performed, each 52 ~sused.  
posstbly for a shorter trme than required by the present Inven- However, by companng the wavefoms an Banes P j and p 
tnon Thrs number can be reduced from 2" by combining dur~ng D3 it should be apparent that at the end of D3 rhc 
shorter length PN codes. Nevertheless, the number of correla- counts nn counters 42c and 42d are B and 3, respectaveEy 
tlon is always consnderably larger than n ,  the number needed Thus, the comparator does not provsde an enabling sagxi  to 
here. In any event, In the decoder of the present rnvention. the gate 94 of circuit 93 Consequently, gate 96 remains closed 
total effort, defined as the product of the number of decisions 55 and relay 63 remains deenergized and, therefore, the =vea- 
and the tame or penod of each decision, IS substantially shorter ble contact 66 of relay 63 remains in contact wath the 0 3  out- 
or smaller than the total effort requrred by any of the prior art put of flrp-flop 53, as indtcated in FIG 6 by dashed Bmze 110 
methods Consequently, faster synchronazatlon 1s ach~eved The end of decis~on period D3 rep re sen^ tihe e~nd of the 
~ 8 t h  the present lnventron for equal length codes decis~on-makrng process In the partrcular example relays 61 
The operation of the clrcuttry of FIG 6 may best be ex- 60 and 62 remain In thew energazed state, thereby supplgisng ou t  
plalned and summarlzed wlth a speclfic example represented puts 01 and 0 2  to the majorrty c ~ r c u ~ t  @Aelay 63 remains an 
by the waveforms In FIG 5 Let tt be assumed that for a stnng the deenergrzed or OFF state m that the QJ output 1s auppiaed 
of three flip-flops whnch produces a composate code of 8 brts to clrcurt 60, wh~ch thereafter combines the three output& to 
rn length, the nonse environment IS such that a decision dura- produce the repl~ca code, diagqrnmed In FIG 5, Lnne o That 
tlon, 8 blb long, 1s suffic~ent Let tt further be a s s u ~ e d  that 65 the repl~ca code is in the phase, as diagrammed, becomes ap- 
from a time t ,  the waveforms of the outputs 0 1  and Q I  of flip- parent by observing the phases of the wav~&rmwn lmes s; c 
flop $1 and the received code are as shown In lines a, b and g and f which represent outputs 0 1 ,  Q2 and Q3 1% as e l e x  froan 
of FIG 5. Prior to 1, all the flip-flops except 51.52 and 53, the FIG 5,Ilnes g and p, that the replica code (lane p) ns In phase 
gates and counters are In a reset state and the count in the r e , In sync with the received code (line g )  
counters ES zero 70 Summanzing the foregoing descripPion, the present B R V ~ F I -  
At t a clock pulse from generator 726 drives the flip-flop tlon consists of an encoder which is used to produce b~nary 
72a to a set state as represented by 101 In lrne h of FIG 5. This sequence or composite code of N=2* bats by com&Pen~ng the 
is the start of Dl The change in the output of 720 from -I to outputs of a string of n flip-flops, wtth the output of one fhp- 
1 advances the count In counter 72c to one (1) so that the flop be~ng the input to the next. The pend of each pulse or 
switches 81,82 and 83 are switched to their 1 positions. Also, 75 signal supplied to the first period is equaul to the deslsed bat 
3,588,883 
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pernod Such dn encoder with an exemplary majornty carcunt means connected to the elenrenu marrocnatad wntak that  
are shown tn FlC; I and dencnbed bn conjunctnon wlth FlGS 2 perbod, to select one of the element's ou tpua  3% a Bunc- 
and 3 tnon of the correlatnons perlarrrned by eanroi coarel~trnsr 
7 he ~nventnon Further tnclude~ a decoder to which the com- means durrng  aid pcnod, and 
pounte code m nupplred The functron of the decoclea in to 9 ccxiie-generating means coupled to narald outpst selcctrrcg 
produce d replice code whnch ix nn x y n ~  wllh the compoarte meanx for provndlng an output sa a ftrn,tss>n ut the 
code wlth a mlnnmum number of dec~sn~~nh I e decoder ~ n -  uelected output% of sand n elemen@ 
cludea a strlng o fn  flap-flops each wrth two outpuu, one being 2 'The decoder as recrted in c lam 1 whercan sdrd code- 
the complement of the other, nuch an Q dnd Q Each fl~p-flop generallng means 18 a majority carcunt psovsdeng A bevary au*- 
1s assoctakd with a ew~tchang devfice I he decoder also ~ n -  put as a functaon of the b~nary outpub of a. m,&jorrQy of sa8d n 
cludee a correlator, a commutator and a tnrnrng and control eiemenb 
unnt. The functron of the latter rs to define a decrs~on per~od 3 The decoder as recited in clalrn 2 wherean s ~ a d  means f ~ r  
for each flnp-flop. Durnng the first half of the decls~on penod selectrng rnclude a first counter for storung the crlrrelatlon 
one output of the flip-flop, such as 01, as correlated wlth the results of the first output of an element wiith said conposrte 
recelved composite code and dur~ng thesecond half, the com- l 5  code and a second counter for storlng the coiseizrtion resbiits 
plernentary flip-flop output, such as 01, iis correlated Then, of the second output of an element wii?.h s a d  :c?moosrfe code 
depending on whrch output exhnbnted a hlgher degree of cor- and comparing means responsave to the contents an sssd 4sqs 
relation, a declsion IS reached whlch output is to be used as the and second counters for selecting the output o f sa~d  e'ement at 
input to a succeeding Rap-flop and/or as the Input to a majortty 20 the end of the dec~slon-making peraod as a funetvor of the 
circuit relative contents of said first and second counters 
Thus, after only n decis~ons the desrred connections 4 A decoder for producing a sepBaca code nw phase with a 
beween the flip-flops and the majortty clrcurt are determined, recerved binary composnte code of N bra where b4=2" the 
to result In the production of a repl~ca code whnch 15 in sync outputs of a strlng ofn ,  seraally connected, brstable sknen  s 
wlth the rece~ved composite code 25 the decoder comprisnng 
As prevtously panted out each decasion perrod nn the 
present rnventron may be longer than the decrsion per~ods n bustable elemenls arranged In a sersal wquerlce hav  
requ~red by prlor art methods However, because of the Ing a first output and a complernenhry secuno oLtaui 
number of decisions, which rn the decoder of the present in- tnmlng means for definnng a sequence of rr decns*.p~-ma$spia 
ventlon rs reduced to n, as compared to 2" an the prior art, the 30 penods, 
total effort, as herebefore defined, ts much smaller when the first means connected and respons~ve to said tsrn,sg neails 
present lnventlon ts  employed It should agaln be ponnted out and nncludlng means for correlating durcwg different par- 
that the varaous sw~tchlng devices herebefore described are tions of the rtk dec~slon-making period each of the o u t p u s  
exemplary of the type of devlces of whlch the encoder and of the 1'" b~stable element in s a d  sequence 1.3 setect *he 
decoder consist Any of the mechanncal or electromechanrcal 35 output to be used, 8 VarYlng from 1 to 
devlces, such as the relays and swatches, may preferably be second means responsnve to s a d  first means for cornect,ng 
replaced by sol~d state electronically-operaled devices, which the selected output of each element to a suecezbitng ere 
are capable of performnng equrvalent functrons i[t should ment In sald sequence, and 
further be desared a separate comelator unit  may be associated code-generat~ng means coupled lo the selrcrca wtotkts of 
wtth each flap-flop of the decoder Wlth such an arrangement 40 elemen& for provldlng a replica coae c h ~ h  as .  rn 
the denred outputs of the flip-flops may be chosen slmultane- phase wnth sand recerved bnnary code 
ously nn a snngle dec~sion-mak~ng perrod However, the reduc- t5 The decoder as recited rn claim 4 wherein saLd second 
tlon of the time tequlred to obtann sync, must be wenghted means nncludes a first counter for storlng the results uF the cor- 
agaanst the ancreased cost of provtdlng d separate correlatnon "htlons between sand received composlte code a-J tire firs* 
unrt for each element 45 output of sand rL%e9ement, and 
Although particular embodnmen& of the invention have a second counter for Storing the resulls of the correlatic ris 
been descrrbed and ~llustrated hereun, rt is recognized that between said received composite code a ~ d  tbe secoqd 
modrficataons and variataons may readrly occur to those skilled output of sand i"" element, and compawng meam for com- 
In the a n  and consequently BI IS untended that the claims be nn- parlng the correlation results, stored ;ran saao first a rd  
terpreted to cover such rnodlficat~ons and equivalents second counters to provide a signal to \aid first a d  
We clam second counters to provide a slgnal to saed seco-~c mea-s 
1 A decoder nn wh~cb a blnary composnte code of N incre- to select the output of said r'%kment whach exhabnes the 
rnents IS received for providing a replica code which is in higher degree of correlation with sand uk~ee~"iea;Y cornposltc 
phase wnth the received composite code, said decoder com- 55 code 
prlsing: 6 The decoder as recited in claim % wheaecn s a ~ d  fi19t meal. + 
n blnary elements arranged in a sernal sequence, each ele- nncludes a commutator for selectively connectnng ~ U S I A : ~  each 
ment having a single input and first and second outputs, n decrsion-maklng period the ~ u t p u I s  of a deflerent element to 
belng equal to log,N, saad means for correlating, and a switchnng devece sv,iitchabOe 
a separate output selecting means connected to each for 40 between first and second positions amcsafed u/;it$a ; a sh  cis: 
select~vely connectung one of the element's output to the ment 
input of a succeed~ng element in sand sequence, 7 An encoder/decoder system for psovedang ;. bsnary corn- 
time-definlng means for defining a separate decision-mak- posate code of W increments and for generarung n replrca, code 
ing per~od for each element, each periiod havnng a first nn phase wtth said cornposlte code, the system coc~prnsnwg 
part and a succeeding second part, 65 an encoder nncluding n serrally connected Ibistable eiesments 
correlation means renponeive to peraods defined by s a d  n be~ng equal to log,N, with the output of ooge eiernelrt 
t~me-dofin~ng means for correlattng durtng the first part connected to the lnput of a sueceedlnp element rn the ss- 
of each pcraod the firrt output of the element usaocrated racn of elcmcntr, ~ m d  i\ mqorlty cbrcult acaglswslva: thc 
wlth that period w~th  #aid rceervcd cornporlte code ant1 outputs of s a ~ d  n elernent~ to provtdc A bnnary ~ompasrte 
for corrclutrng d u r i n ~  the crccond part of each period the 70 code &a a funct~on of the outpu~li of a rnaJovrty af said ra 
second output of the element ausocrated wtth that pernod elemenla, and 
w~th  sand recerved composite code. a decoder ~ncluding a group of n bwkabEe elsrnent~ each 
control means coupled to s a d  correlatnon means and having a first output and a complernenmv M C O ~ P S  Output 
responsive to the comelatlons performed therein for ac- trmlng means defining n decision-m&rng perm&, first 
tivating at the end of each period the output selecting 75 means responsnve to the priods dekipaed F J ~  s a d  P P E ? ? I B ~ ~ ~  
means for successively correlating during each period the successively correlating in said decoder include s first counter 
outputs of a different element with said composite code, for storing the results of the correlation betwean said corn- 
second means responsive to the correlations of said first posite code and the fint output of an clement during a first 
means for selecting either the first output or the second pan of a decision-making period, aasocieted with said ele- 
output of the element as a function of the conelation 5 ment. and a second counter for storing the lresakEePi of the COP- 
results, and code-generating means connected to the relation between said composite code and the second output 
selected outputs of said elements and responsive thereto of said element during a second pas of &aid decision-making 
for generating said replica code in phase with said corn- period, and means for selecting the output sf said element  as a 
posite code. function of the contents of said first and second coui.atei=s. 
8. The system a recited in claim 7 wherein the output of 10 10. The system as recited in claim 9 wherein the output of 
each bistable element in said encoder is a square wave of a each bistable element in said encoder is a square wave of a 
period which a multiple of two ofthe period of the output of period which is a multiple of two of the penicsd of tha: output OF 
a succeeding element, each output being at either a first bi- a succeeding element, each Output being at either a first bi- 
nary level or a second binary level, and the composite code is na'y level or a second binary level, and the composite code is 
at  said first and second levels when the o fa  of 15 at said first and second levels when the outputs of ?a rn40ritgi of 
said elements are at said finl and second levels, respectively. said elements are at said first and second levels, respecrbveiy. 
9. The system as recited in claim 7 wherein said means for 
